

# INSTITUT D'ÉLECTRONIQUE ET DE TÉLÉCOMMUNICATIONS DE RENNES



**Field effect transistor  
sensors for liquid media**



**Water micropollutants:  
from detection to removal**

**November 26-28, 2018  
Orléans**



CentraleSupélec

**INSA**








UNIVERSITÉ DE NANTES

UNIVERSITÉ DE  
RENNES 1



- Some liquid sensors
- Dual Gate FET
  - Examples
  - Process of Dual Gate TFT
  - Theory
- Characterization
- Tests for PH measurement
- Prospects

- Some measure parameter

- Temperature 
- pH 
- conductivity 
- dissolved oxygen 
- turbidity..... 

- Sensor principle

- Thermistor
- Redox sensor
- Metallic electrodes
- Electrochemical or optical
- Optical measurement of diffuse light

- Equation :



$$E = E^0 + \frac{RT}{nF} \ln\left(\frac{a_{ox}}{a_{red}}\right)$$



(Nernst equation)

$$E = E'^0 + 0,059.\log([H^+])$$

$$E = E'^0 + 0.059.pH$$



pH sensor



Y. Qin et al. / Sensors and Actuators B 255 (2018) 781–790

- Developing high sensitive sensors from:

- Electronic device
- Compatible technologies
- Easy to functionalize



- Field effect transistors:

- Detection of charges linked to the surface
- Easy measurement
- Numerous possibilities for the technology
- Low cost and high number of devices

- Specialized in silicon based technologies:


- Thin film devices
- Low temperature process
- Good electrical properties




- TFT as chemical sensors:

- Different technologies
- Compatibility with chemical and biological functionalization
- Possibility to integrate microfluidic
- Usable in liquid media
- Highly sensitive devices


- ISFET : Ions Sensitive Field Effect Transistors



pH sensor



$pH_{pzc}$  : isoelectric pH




pH variation : shift of the transfer characteristic and of the threshold voltage

Sensitivity:  $S = \frac{d\psi}{dpHs} = -2,3 \frac{kT}{q} \alpha$


$S = 59 \text{ mV/pH}$  (Nernst equation)

Well-know device with main advantages Limitation of the sensitivity

- SGFET : Suspended Gate Field effect Transistor






MOS or TFT structure  
With suspended gate



Compatible with measurements in liquid media  
→ pH sensor ( $\text{Si}_3\text{N}_4$  layer)

Sub-Micron Gap  
(300-800 nm)





**Sensitivity :  $\Delta V_{gs}/\text{pH} = 255 \text{ mV} / \text{pH}$**

## Biosensors






- Chemical and biological functionalization
- Antigens/Antibodies

## With PDMS microchannels

Control of the volume  
 Continuous flow  
 Same sensitivity



## With integrated microchannels (front or rear face)






- Some liquid sensors
- **Dual Gate FET**
  - Examples
  - Process of Dual Gate TFT
  - Theory
- Characterization
- Tests for PH measurement
- Prospects




# DGFET : Example 1

Improved sensing characteristics of dual-gate transistor sensor using silicon nanowire arrays defined by nanoimprint lithography

Lim *et al*, Science and Technology of Advanced Materials, 2017 VOL. 18, NO. 1, 17–25



(c)




- nanoimprinted SiNW for the active layer
- Silicon dioxide
- Extended gate




High sensitivity

# DGFET : Example 2


Dual-Gate Organic Field-Effect Transistors as Potentiometric Sensors in Aqueous Solution  
 By Mark-Jan Spijkman, *et al*, Adv. Funct. Mater. 2010,20,898–905




- PTAA stands for the organic semiconductor polytriarylamine.
- The top dielectric consists of a stack of poly-isobutylmethacrylate (PIBMA) and the Teflon derivative AF-1600.



Sensitivity to pH  
 versus coupling capacitance



- Some liquid sensors
- Dual Gate FET
  - Examples
  - **Process of Dual Gate TFT**
  - Theory
- Characterization
- Tests for PH measurement
- Prospects



**SiO<sub>2</sub> deposition**

Process: APCVD  
Gas: Silane/Oxygene  
Temperature: 420°C  
Deposition rate: 29 nm/min  
Thickness: 800 nm







Wafer insulation (silicon oxide)



Silicon Wafer

# Dual Gate TFT with polysilicon



-  Highly doped polysilicon
-  Wafer insulation (silicon oxide)
-  Silicon Wafer


## Doped polysilicon deposition




Process: LPCVD  
Gas: Silane, phosphore  
pressure: 90 Pa  
Deposition rate: 5 nm/min  
thickness: 300 nm

## Dry etching

Process : Plasma  
power: 30w  
Flow rate: 30sccm  
pressure: 4 Pa  
Etching rate: ~150nm/min

# Dual Gate TFT with polysilicon




-  Highly doped polysilicon
-  Wafer insulation (silicon oxide)
-  Silicon Wafer





## Doped polysilicon deposition

Process : LPCVD  
Gas: Silane, phosphore  
Pressure: 90 Pa  
Deposition rate : 5 nm/min  
thickness : 300 nm

## Dry etching

Process : Plasma  
power : 30w  
Flow rate: 30sccm  
Pressure: 4 Pa  
Etching rate: environ 150nm/min




-  Insulator layer ( $\text{Si}_3\text{N}_4$ )
-  Highly doped polysilicon
-  Wafer insulation (silicon oxide)
-  Silicon Wafer






## $\text{Si}_3\text{N}_4$ Deposition

Process : LPCVD  
 Gaz: Silane/Ammoniac  
 Pressure: 60 Pa  
 Temperature: 725°C  
 Deposition rate : 4 nm/min  
 thickness : Variable



# Dual Gate TFT with polysilicon




-  Insulator layer ( $\text{SiO}_2$ )
-  Insulator layer ( $\text{Si}_3\text{N}_4$ )
-  Highly doped polysilicon
-  Wafer insulation (silicon oxide)
-  Silicon Wafer






## Deposition of $\text{Si}_3\text{N}_4$

Process : LPCVD  
 Gas: Silane/ $\text{NH}_3$   
 Pressure: 60 Pa  
 Temperature: 725°C  
 Deposition rate : 4 nm/min  
 thickness : Variable

## Deposition of $\text{SiO}_2$

Process : APCVD  
 Gas: Silane/Oxygène  
 Temperature: 420°C  
 Deposition rate : 29 nm/min  
 thickness : Variable



-  Insulator layer ( $\text{SiO}_2$ )
-  Insulator layer ( $\text{Si}_3\text{N}_4$ )
-  Highly doped polysilicon
-  Wafer insulation (silicon oxide)
-  Silicon Wafer

**Wet etching of  $\text{SiO}_2$**

Process : Solution de BHF

**Dry etching**

Process : Plasma






Power : 30 W


Flow rate: 10 sccm






Pressure: 1 Pa

Etching rate : environ 15nm/min



-  Insulator layer ( $\text{SiO}_2$ )
-  Insulator layer ( $\text{Si}_3\text{N}_4$ )
-  Highly doped polysilicon
-  Wafer insulation (silicon oxide)
-  Silicon Wafer



-  Insulator layer ( $\text{SiO}_2$ )
-  Insulator layer ( $\text{Si}_3\text{N}_4$ )
-  Highly doped polysilicon
-  Wafer insulation (silicon oxide)
-  Silicon Wafer

## Doped silicon deposition


Process: LPCVD







Gas: Silane, phosphore

Pressure: 90 Pa

Deposition rate : 5 nm/min


thickness : 300 nm










-  Poly-silicon
-  Insulator layer ( $\text{SiO}_2$ )
-  Insulator layer ( $\text{Si}_3\text{N}_4$ )
-  Highly doped polysilicon
-  Wafer insulation (silicon oxide)
-  Silicon Wafer

## Poly-silicon deposition

Process: LPCVD  
 Gas: Silane  
 Pressure: 90 Pa  
 Deposition rate : 5 nm/min  
 thickness : 100 nm





-  Poly-silicon
-  Insulator layer ( $\text{SiO}_2$ )
-  Insulator layer ( $\text{Si}_3\text{N}_4$ )
-  Highly doped polysilicon
-  Wafer insulation (silicon oxide)
-  Silicon Wafer


## $\text{Si}_3\text{N}_4$ deposition







Process: LPCVD  
 Gas: Silane/Amonia  
 Pressure: 60 Pa  
 Temperature: 725°C  
 Deposition rate : 4 nm/min  
 thickness : Variable

## $\text{SiO}_2$ deposition

Process: APCVD  
 Gas: Silane/Oxygène  
 Temperature: 420°C  
 Deposition rate : 29 nm/min  
 thickness : Variable

# Dual Gate TFT with polysilicon



-  Polysilicium non dopé
-  Couche isolante (Oxyde de silicium)
-  Couche isolante (Nitrure de silicium)
-  Polysilicium très dopé N
-  Isolation du wafer (Oxyde de silicium)
-  Wafer de silicium

Wet etching of SiO<sub>2</sub>


Process : Solution de BHF

Dry etching


Process : Plasma  
 Power : 30 W  
 Flow rate: 10 sccm  
 Pressure: 1 Pa  
 Etching rate : environ 15nm/min



➔ 1<sup>st</sup> Goal : decrease of the threshold voltage for bottom gate structure




Test with several bottom gate insulators  
➔ Thicknesses





### Best result

- Low threshold voltage
- Low dispersion in data point

# Final transfer characteristic



- Some liquid sensors
- Dual Gate FET
  - Examples
  - Process of Dual Gate TFT
  - **Theory**
- Characterization
- Tests for PH measurement
- Prospects



Theoretical amplification calculated from capacitance amplification :  $\frac{C_{Top}}{C_{Bottom}}$

Real amplification (for TFT):






$$I_D = \frac{W}{L} V_{DS} [\mu_{Bottom} * C_{Bottom} (V_{G,Bottom} - V_{th,Bottom}) + \mu_{Top} * C_{Top} (V_{G,Top} - V_{th,Top})]$$

$$I_D = \frac{W}{L} V_{DS} [\mu_{Bottom} * C_{Bottom} (V_{G,Bottom} - V_{th,Total})]$$


$$V_{th,Total} = V_{th,Bottom} - \frac{\mu_{Top} * C_{Top}}{\mu_{Bottom} * C_{Bottom}} (V_{G,Top} - V_{th,Top})$$

$$\Delta V_{th,Total} = \frac{\mu_{Top} * C_{Top}}{\mu_{Bottom} * C_{Bottom}} (\Delta V_{th,Top})$$

↑ Sensitivity



# Dual gate operation



Material	$\epsilon_r$	Thickness (nm)
SiO <sub>2</sub>	3.90	50
Si <sub>3</sub> N <sub>4</sub>	6.90	50
SiO <sub>2</sub>	3.90	5,5

$$\epsilon_{eq} = \frac{d_1 + d_2}{\frac{d_1}{\epsilon_1} + \frac{d_2}{\epsilon_2}}$$

$$C_{Bottom} = 4,4 \times 10^{-8} \text{ F/cm}^2$$

Active layer : undoped polysilicon 100 nm

Gate layers : highly doped polysilicon


Top gate insulator

- Si<sub>3</sub>N<sub>4</sub>, 25 nm  $\longrightarrow$   $C_{Top} = 8,8 \times 10^{-8} \text{ F/cm}^2$
- SiO<sub>2</sub>, 25 nm
- SiO<sub>2</sub>, 5,5 nm (native oxide)  $C_{Top} = 6,2 \times 10^{-7} \text{ F/cm}^2$



Theoretical amplification:

$$\frac{C_{Top}}{C_{Bottom}} = 2$$



$$\frac{C_{Top}}{C_{Bottom}} = 14$$



## Droplet Polarization







Amplification factor > 14

## Possibilities to decrease the top gate threshold voltage

Decrease the top insulator thickness

→ Limitations due to electrical insulation

Increase of the quality of the interface between silicon dioxide and polysilicon

→ Optimization already done

Increase of the quality of polysilicon layer

→ Optimization already done (low temperature process)

→ Many traps at grain boundaries and between interfaces

→ High threshold voltage

Increase the doping level of polysilicon

→ Modification of the transfer characteristic

→ Increase the conductance


Active layer :

- Polysilicon deposited from silane by LPCVD
- In-situ doping with phosphine (control of the ratio of gases)


➔ Characterization versus Bottom gate

Field effect ➔ Channel conductance

Low On/off ratio ➔ Not important for sensing





Comparison Top gate versus Bottom gate transfer characteristics




V<sub>GTop</sub> compatible with tests in liquid

Transfer characteristics versus  $V_{GBottom}$   
With different values of  $V_{GTop}$





Voltage shift with fixed  $I_{DS}$

The slope gives  
the amplification ratio




Large increase of the current  
due to the top channel





Top Gate with polarized droplet →




Metallic electrode (Ti/Au) for Top gate

### Comparison of transfer characteristics





- With metallic Gate (Al)
- With liquid Gate



Good correlation showing the good functioning in liquid media



# Amplification versus polarization



The amplification value increases with  $V_{GTop}$



Top channel formation


The amplification value is higher at low  $V_{GBottom}$





Top channel more influent than Bottom channel

Measured amplification  $\gg$  Calculated amplification ( $C_{Top}/C_{Bottom}$ )


Theoretical values



Measured values



Amplification range consistent with theory



Increase of the amplification with polysilicon layers

Several tests with solutions with various pH values

- ➔ Sensitivity above the Nernst value  $> 59 \text{ mV/pH}$
- ➔ Highly dependent on polarization
- ➔ The sensitivity is higher for low bottom gate voltage (under 4V) and increases with the top gate voltage.
- ➔ consistent with previous calculated and measured amplification values in dual gate configuration

Examples :

Amplification factor with :

- $V_{G\text{Bottom}}$  around 3
- $V_{G\text{Top}} = 0.75\text{V}$ 
  - ➔ 3.5
  - ➔ pH sensitivity around  $200 \text{ mV/pH}$

Amplification with :

- $V_{G\text{Bottom}}$  around 3
- $V_{G\text{Top}} = 0.5 \text{ V}$ 
  - ➔ 2.6
  - ➔ around  $150 \text{ mV/pH}$





Very promising results with pH



Application to bio elements



Integration of nanomaterials on the top surface





Nanowires, nanotubes, nanocarbons (porous)



Create a structure based on Extended gate TFT

Nano materials
   
 Undoped poly Si
   
 insulating layer (Si<sub>3</sub>N<sub>4</sub>)
   
 Doped Poly Si (N)
   
 insulating layer (SiO<sub>2</sub>)



Increase the surface  
And interactions  
with biomolecules



## Sensor for biodetection

- Easy measurement
- Integrated


Electronic detection



- Highly sensitive
- High selectivity



Sensor sensitivity  
→ Surface  
→ Nanomaterials



Functionalization:

- Chemical
- Biological




Thank you for your attention



A self-amplified transistor immunosensor under dual gate operation: highly sensitive detection of hepatitis B surface antigen

Lee et al, Nanoscale 7(40):16789, 2015

- SOI (Silicon on Insulator) for the active layer
- Silicon dioxide as insulator
- Extended gate




	Non-tailored TFT	Tailored TFT
Top oxide thickness	28 nm	14 nm
Channel thickness	20 nm	
BOX thickness	200 nm	750 nm




Application to biosensing  
Antigen / Antibody links

## Final structure



## External top gate contact



Deposition of a top gate contact (aluminum) →


Top gate  
Bottom gate  
Dual gate

Characterization


→ Capacitive amplification

Characterization with liquid (pH sensor) : with deported electrode (Au/Ti)

## Transfer characteristic




## Dual Gate Characteristics



$I_{DS}$  ↑ with  $V_{GTop}$

Mobility $\mu_{FE}$ (cm <sup>2</sup> /V.s)	Threshold voltage $V_{th}$ (V)
12,5	10

$I_{DS}$  fixed to 2  $\mu A$  or 3  $\mu A$



For each  $V_{GTop}$ :

$$V_1 = V_{GBottom}(I_{DS}=2 \mu A)$$

$$V_2 = V_{GBottom}(I_{DS}=3 \mu A)$$



Effect for  $V_{GTop} > 1V$

Slope = 1



$$\Delta V = \Delta V_{GTop}$$

No capacitance amplification



Potential shift



Top Gate threshold voltage to high