INSTITUT D'ÉLECTRONIQUE ET DE TÉLÉCOMMUNICATIONS DE RENNES

Field effect transistor sensors for liquid media



Water micropollutants: from detection to removal

> November 26-28, 2018 Orléans











- Some liquid sensors
- Dual Gate FET
 - Examples
 - Process of Dual Gate TFT
 - Theory
- Characterization
- •Tests for PH measurement
- Prospects





- Some measure parameter
 - Temperature
 - pH
 - conductivity
 - dissolved oxygen
 - turbidity......



- Sensor principle
 - Thermistor
 - Redox sensor
 - Metallic electrodes
 - Electrochemical or optical
 - Optical measurement of diffuse light





- Equation :
 - Ox1 + Réd2 <-> Réd1 + Ox2

$$E = E^0 + \frac{RT}{nF} ln(\frac{a_{ox}}{a_{red}})$$

(a)

Potential, mV

100

0

0

400

Time, s

800

1200

$$E = E'^{0} + 0.059.log([H^+])$$
$$E = E'^{0} + 0.059.pH$$

(Nernst equation)



• PdO + 2H⁺+2e- \leftrightarrow Pd + H₂O.

Y. Qin et al. / Sensors and Actuators B 255 (2018) 781–790



100

0

Δ

6

5

7

pН

8

9

10



- Developing high sensitive sensors from:
 - Electronic device
 - Compatible technologies
 - Easy to functionalize
- Specialized in silicon based technologies:
 - Thin film devices
 - Low temperature process
 - Good electrical properties

- Field effect transistors:
 - Detection of charges linked to the surface
 - Easy measurement
 - Numerous possibilities for the technology
 - Low cost and high number of devices
- TFT as chemical sensors:
 - Different technologies
 - Compatibility with chemical and biological functionalization
 - Possibility to integrate microfluidic
 - Usable in liquid media
 - Highly sensitive devices





Main principle silicon based sensors

• ISFET : Ions Sensitive Field Effect Transistors



pH variation : shift of the transfer characteristic and of the threshold voltage

Sensitivity:
$$S = \frac{d\Psi}{dpHs} = -2,3 \frac{kT}{q} \alpha$$
 S= 59 mV/pH (Nernst equation)

Well-know device with main advantages — Limitation of the sensitivity





Main principle silicon based sensors

• SGFET : Suspended Gate Field effect Transistor



MOS or TFT structure With suspended gate



Sub-Micron Gap (300-800 nm)



Compatible with measurements in liquid media \rightarrow pH sensor (Si₃N₄ layer)

Sensitivity : $\Delta V_{gs}/pH = 255 \text{ mV} / pH$

Biosensors

- Chemical and biological functionalization
- Antigens/Antibodies





Microfluidics integration

With PDMS microchannels

Control of the volume Continuous flow Same sensitivity





CentraleSupélec

UNIVERSITÉ DE NANTES

With integrated microchannels (front or rear face)





•Some liquid sensors

- Dual Gate FET
 - Examples
 - Process of Dual Gate TFT
 - Theory
- Characterization
- Tests for PH measurement
- Prospects





Improved sensing characteristics of dual-gate transistor sensor using silicon nanowire arrays defined by nanoimprint lithography

Lim et al, Science and Technology of Advanced Materials, 2017 VOL. 18, NO. 1, 17–25





IETR DGFET : Example 2

Dual-Gate Organic Field-Effect Transistors as Potentiometric Sensors in Aqueous Solution By Mark-Jan Spijkman, et al, Adv. Funct. Mater. 2010,20,898–905





- PTAA stands for the organic semiconductor polytriaryalamine.
- The top dielectric consists of a stack of poly-isobutylmethacrylate (PIBMA) and the Teflon derivative AF-1600.



Sensitivity to pH versus coupling capacitance





•Some liquid sensors

- Dual Gate FET
 - Examples
 - Process of Dual Gate TFT
 - Theory
- Characterization
- Tests for PH measurement
- Prospects









Silicon Wafer



İETR

Dual Gate TFT with polysilicon

 SF_6

 SF_6



	11	-	
	/		1
	1	//	1
	//	1	2
1	11		

Wafer insulation (silicon oxide)

 SF_6



Silicon Wafer

Doped polysilicon deposition

Process: LPCVD Gas: Silane, phosphore pressure: 90 Pa Deposition rate: 5 nm/min thickness: 300 nm

Dry etching

Process : Plasma power: 30w Flow rate: 30sccm pressure: 4 Pa Etching rate: ~150nm/min









Wafer insulation (silicon oxide)



Silicon Wafer

Doped polysilicon deposition

Process : LPCVD Gas: Silane, phosphore Pressure: 90 Pa Deposition rate : 5 nm/min thickness : 300 nm

Dry etching

Process : Plasma power : 30w Flow rate: 30sccm Pressure: 4 Pa Etching rate: environ 150nm/min





Insulator layer (Si_3N_4)

Highly doped polysilicon



Wafer insulation (silicon oxide)



Silicon Wafer

Si₃N₄ Deposition

Process : LPCVD Gaz: Silane/Ammoniac Pressure: 60 Pa Temperature: 725°C Deposition rate : 4 nm/min thickness : Variable





Insulator layer (SiO₂) Insulator layer (SiO₂) Insulator layer (Si₃N₄)

Highly doped polysilicon



Wafer insulation (silicon oxide)

Silicon Wafer

Deposition of Si₃N₄

Process : LPCVD Gas: Silane/NH₃ Pressure: 60 Pa Temperature: 725°C Deposition rate : 4 nm/min thickness : Variable

Deposition of SiO₂

Process : APCVD Gas: Silane/Oxygène Temperature: 420°C Deposition rate : 29 nm/min thickness : Variable





Insulator layer (SiO₂)
 Insulator layer (Si₃N₄)
 Highly doped polysilicon



Wafer insulation (silicon oxide)

Silicon Wafer

Wet etching of SiO₂

Process : Solution de BHF

Dry etching

Process : Plasma Power : 30 W Flow rate: 10 sccm Pressure: 1 Pa Etching rate : environ 15nm/min







Insulator layer (SiO₂)

Insulator layer (Si_3N_4)

Highly doped polysilicon

Wafer insulation (silicon oxide)

Silicon Wafer









Insulator layer (SiO₂)
 Insulator layer (Si₃N₄)
 Highly doped polysilicon
 Wafer insulation (silicon oxide)

Silicon Wafer

Doped silicon deposition

Process: LPCVD Gas: Silane, phosphore Pressure: 90 Pa Deposition rate : 5 nm/min thickness : 300 nm









Poly-silicon

Insulator layer (SiO₂)

Insulator layer (Si₃N₄)



Highly doped polysilicon

Wafer insulation (silicon oxide)



Silicon Wafer

Poly-silicon deposition

Process: LPCVD Gas: Silane Pressure: 90 Pa Deposition rate : 5 nm/min thickness : 100 nm











Poly-silicon

Insulator layer (SiO₂)



Insulator layer (Si_3N_4)



Highly doped polysilicon

Wafer insulation (silicon oxide)

Silicon Wafer

Si₃N₄ deposition

Process: LPCVD Gas: Silane/Amonia Pressure: 60 Pa Temperature: 725°C Deposition rate : 4 nm/min thickness : Variable

SiO₂ deposition

Process: APCVD Gas: Silane/Oxygène Temperature: 420°C Deposition rate : 29 nm/min thickness : Variable







Process : Plasma Power : 30 W Flow rate: 10 sccm Pressure: 1 Pa Etching rate : environ 15nm/min



Wafer de silicium



Optimization of the bottom dielectric

1^{rst} Goal : decrease of the threshold voltage for bottom gate structure











•Some liquid sensors

- Dual Gate FET
 - Examples
 - Process of Dual Gate TFT

• Theory

- Characterization
- Tests for PH measurement
- Prospects









Amplification values

Theoretical amplification calculated from capacitance amplification : $\frac{C_{Top}}{C_{Bottom}}$ Real amplification (for TFT):

Larger grains
Smaller grains 300 nm $\mu_{\text{Bottom}} \neq \mu_{\text{Top}}$ 100 $I_{D} = \frac{W}{L} V_{DS} \left[\mu_{Bottom} * C_{Bottom} \left(V_{G,Bottom} - V_{th,Bottom} \right) + \mu_{Top} * C_{Top} \left(V_{G,Top} - V_{th,Top} \right) \right]$ $I_{D} = \frac{W}{V_{DS}} \left[\mu_{Bottom} * C_{Bottom} \left(V_{G,Bottom} - V_{th,Total} \right) \right]$ $V_{th,Total} = V_{th,Bottom} - \frac{\mu_{Top} * C_{Top}}{\mu_{Bottom} * C_{Bottom}} (V_{G,Top} - V_{th,Top})$ $\Delta V_{th,Total} = \frac{\mu_{Top} * C_{Top}}{\mu_{Bottom} * C_{Bottom}} (\Delta V_{th,Top})$ Sensitivity







Dual gate operation



Material	8 _r	Thickness (nm)
SiO ₂	3.90	50
Si ₃ N ₄	6.90	50
SiO ₂	3.90	5,5

 $\epsilon_{eq} = \frac{d_1 + d_2}{\frac{d_1}{\epsilon_1} + \frac{d_2}{\epsilon_2}}$

 $C_{Bottom} = 4,4 \times 10^{-8} \text{ F/cm}^2$

Theoretical amplification:

$$\frac{C_{Top}}{C_{Bottom}} = 2$$



CentraleSupélec



Gate layers : highly doped polysilicon

Active layer : undoped polysilicon 100 nm

Top gate insulator

- Si_3N_4 , 25 nm \longrightarrow $C_{Top} = 8.8 \times 10^{-8} \text{ F/cm}^2$
- SiO₂, 25 nm
- SiO₂, 5,5 nm (native oxide) $C_{Top} = 6,2 \times 10^{-7} \text{ F/cm}^2$



Water measurement





Droplet Polarization









Amplification factor > 14





Top gate threshold voltage

Possibilities to decrease the top gate threshold voltage

Decrease the top insulator thickness

ightarrow Limitations due to electrical insulation

Increase of the quality of the interface between silicon dioxide and polysilicon \rightarrow Optimization already done

Increase of the quality of polysilicon layer

- \rightarrow Optimization already done (low temperature process)
- → Many traps at grain boundaries and between interfaces
 → High threshold voltage

Increase the doping level of polysilicon

→ Modification of the transfer characteristic
 → Increase the conductance



TFT with low doped polysilicon

Active layer :

- Polysilicon deposited from silane by LPCVD
- In-situ doping with phosphine (control of the ratio of gases)





Dual Gate TFT with low doped polysilicon

UNIVERSITÉ

APPI IOLIÉES

UNIVERSITÉ DE NANTES

CentraleSupélec









Top Gate with polarized droplet



Metallic electrode (Ti/Au) for Top gate

Comparison of transfer characteristics

- With metallic Gate (Al)
- With liquid Gate



Good correlation showing the good functioning in liquid media











Comparison of Amplification values



Increase of the amplification with polysilicon layers





Several tests with solutions with various pH values



Sensitivity above the Nernst value > 59 mV/pH



Highly dependent on polarization



- The sensitivity is higher for low bottom gate voltage (under 4V) and increases with the top gate voltage.
 - consistent with previous calculated and measured amplification values in dual gate configuration

Examples :

Amplification factor with :

- V_{GBottom} around 3
- $V_{GTop} = 0.75V$ $\rightarrow 3.5$
 - → pH sensitivity around 200 mV/pH

Amplification with :

- V_{GBottom} around 3
- $V_{GTop} = 0.5 V$ $\rightarrow 2.6$ \rightarrow around 150 mV/pH





Prospects : Applications to biodetection

Very promising results with pH



Application to bio elements



Integration of nanomaterials on the top surface

Nanowires, nanotubes, nanocarbons (porous)



Create a structure based on Extended gate TFT





Increase the surface And interactions with biomolecules



Acknowledgment : ANR PlasBioSens

Sensor for biodetection

- Easy measurement
- Integrated
- Highly sensitive
- High selectivity

Electronic detection



Sensor sensitivity → Surface → Nanomaterials



INSTITUT DES MATÉRIAUX JEAN ROUXEL

AGENCE NATIONALE DE LA RECHERCHE



- Functionalization:
 - Chemical

FREMI 📗

- Biological
- inem





Thank you for your attention





DGFET : Example 1

A self-amplified transistor immunosensor under dual gate operation: highly sensitive detection

of hepatitis B surface antigen

Lee et al, Nanoscale 7(40):16789, 2015

- SOI (Silicon on Insulator) for the active layer
- Silicon dioxide a s insulator
- Extended gate















Characterization : Bottom gate

Transfer characteristic

Dual Gate Characteristics







Dual Gate Characterization



