


INSTITUT D'ELECTRONIQUE ET DE TÉLÉCOMMUNICATIONS DE RENNES



**Field effect transistor
sensors for liquid media**

**Water micropollutants:
from detection to removal**

**November 26-28, 2018
Orléans**



INSA



UNIVERSITÉ DE
RENNES 1

IETR

- Some liquid sensors
- Dual Gate FET
 - Examples
 - Process of Dual Gate TFT
 - Theory
- Characterization
- Tests for PH measurement
- Prospects

Water sensors

- Some measure parameter
 - Temperature →
 - pH →
 - conductivity →
 - dissolved oxygen →
 - turbidity..... →
- Sensor principle
 - Thermistor
 - Redox sensor
 - Metallic electrodes
 - Electrochemical or optical
 - Optical measurement of diffuse light

- Equation :



$$E = E'^0 + 0,059 \cdot \log([H^+])$$


$$E = E^0 + \frac{RT}{nF} \ln\left(\frac{a_{ox}}{a_{red}}\right)$$

$$E = E'^0 + 0.059 \cdot pH$$

(Nernst equation)



pH sensor




Y. Qin et al. / Sensors and Actuators B 255
 (2018) 781–790

Sensors objective



- Developing high sensitive sensors from:
 - Electronic device
 - Compatible technologies
 - Easy to functionalize
- Specialized in silicon based technologies:
 - Thin film devices
 - Low temperature process
 - Good electrical properties
- Field effect transistors:
 - Detection of charges linked to the surface
 - Easy measurement
 - Numerous possibilities for the technology
 - Low cost and high number of devices
- TFT as chemical sensors:
 - Different technologies
 - Compatibility with chemical and biological functionalization
 - Possibility to integrate microfluidic
 - Usable in liquid media
 - Highly sensitive devices

Main principle silicon based sensors

- **ISFET : Ions Sensitive Field Effect Transistors**



pH sensor




pH variation : shift of the transfer characteristic and of the threshold voltage

Sensitivity: $S = \frac{d\Psi}{dpH_s} = -2,3 \frac{kT}{q} \alpha$ $S = 59 \text{ mV/pH}$ (Nernst equation)


Well-known device with main advantages → Limitation of the sensitivity

Main principle silicon based sensors


- SGFET : Suspended Gate Field effect Transistor




MOS or TFT structure
With suspended gate



Sub-Micron Gap
(300-800 nm)



Compatible with measurements in liquid media
→ pH sensor (Si_3N_4 layer)



Sensitivity : $\Delta V_{gs}/\text{pH} = 255 \text{ mV} / \text{pH}$



Biosensors

- Chemical and biological functionalization
- Antigens/Antibodies






Microfluidics integration

With PDMS microchannels

Control of the volume
 Continuous flow
 Same sensitivity



With integrated microchannels (front or rear face)







- Some liquid sensors
- Dual Gate FET
 - Examples
 - Process of Dual Gate TFT
 - Theory
- Characterization
- Tests for PH measurement
- Prospects

DGFET : Example 1

Improved sensing characteristics of dual-gate transistor sensor using silicon nanowire arrays defined by nanoimprint lithography

Lim et al, Science and Technology of Advanced Materials, 2017 VOL. 18, NO. 1, 17–25






- nanoimprinted SiNW for the active layer
- Silicon dioxide
- Extended gate


High sensitivity

DGFET : Example 2

Dual-Gate Organic Field-Effect Transistors as Potentiometric Sensors in Aqueous Solution
 By Mark-Jan Spijkman, et al, Adv. Funct. Mater. 2010, 20, 898–905




- PTAA stands for the organic semiconductor polytriarylamine.
- The top dielectric consists of a stack of poly-isobutylmethacrylate (PIBMA) and the Teflon derivative AF-1600.



Sensitivity to pH
 versus coupling capacitance

- Some liquid sensors
- Dual Gate FET
 - Examples
 - Process of Dual Gate TFT
 - Theory
- Characterization
- Tests for PH measurement
- Prospects

Dual Gate TFT with polysilicon




Wafer insulation (silicon oxide)



Silicon Wafer

Process: APCVD
Gas: Silane/Oxygene
Temperature: 420°C
Deposition rate: 29 nm/min
Thickness: 800 nm

Dual Gate TFT with polysilicon



Highly doped polysilicon



Wafer insulation (silicon oxide)



Silicon Wafer

Doped polysilicon deposition

Process: LPCVD

Gas: Silane, phosphore

pressure: 90 Pa

Deposition rate: 5 nm/min

thickness: 300 nm

Dry etching

Process : Plasma


power: 30w

Flow rate: 30sccm

pressure: 4 Pa

Etching rate: $\sim 150\text{nm/min}$

Dual Gate TFT with polysilicon



Highly doped polysilicon



Wafer insulation (silicon oxide)



Silicon Wafer

Doped polysilicon deposition

Process : LPCVD

Gas: Silane, phosphore

Pressure: 90 Pa

Deposition rate : 5 nm/min

thickness : 300 nm

Dry etching

Process : Plasma


power : 30w

Flow rate: 30sccm

Pressure: 4 Pa

Etching rate: environ 150nm/min

Dual Gate TFT with polysilicon




-  Insulator layer (Si_3N_4)
-  Highly doped polysilicon
-  Wafer insulation (silicon oxide)
-  Silicon Wafer

Si_3N_4 Deposition

Process : LPCVD
Gaz: Silane/Ammoniac
Pressure: 60 Pa
Temperature: 725°C
Deposition rate : 4 nm/min
thickness : Variable

Dual Gate TFT with polysilicon



-  Insulator layer (SiO_2)
-  Insulator layer (Si_3N_4)
-  Highly doped polysilicon
-  Wafer insulation (silicon oxide)
-  Silicon Wafer


Deposition of Si_3N_4

Process : LPCVD
 Gas: Silane/ NH_3
 Pressure: 60 Pa
 Temperature: 725°C
 Deposition rate : 4 nm/min
 thickness : Variable

Deposition of SiO_2

Process : APCVD
 Gas: Silane/Oxygène
 Temperature: 420°C
 Deposition rate : 29 nm/min
 thickness : Variable

Dual Gate TFT with polysilicon



 Insulator layer (SiO_2)

Wet etching of SiO_2

 Insulator layer (Si_3N_4)

Process : Solution de BHF

 Highly doped polysilicon

Dry etching

 Wafer insulation (silicon oxide)

Process : Plasma

 Silicon Wafer

Power : 30 W

Flow rate: 10 sccm

Pressure: 1 Pa


Etching rate : environ 15nm/min

Dual Gate TFT with polysilicon



-  Insulator layer (SiO_2)
-  Insulator layer (Si_3N_4)
-  Highly doped polysilicon
-  Wafer insulation (silicon oxide)
-  Silicon Wafer


Dual Gate TFT with polysilicon



-  Insulator layer (SiO_2)
-  Insulator layer (Si_3N_4)
-  Highly doped polysilicon
-  Wafer insulation (silicon oxide)
-  Silicon Wafer

Doped silicon deposition

Process: LPCVD
 Gas: Silane, phosphore
 Pressure: 90 Pa
 Deposition rate : 5 nm/min
 thickness : 300 nm



Poly-silicon

Insulator layer (SiO_2)

Insulator layer (Si_3N_4)

Highly doped polysilicon

Wafer insulation (silicon oxide)

Silicon Wafer

Poly-silicon deposition

Process: LPCVD


Gas: Silane

Pressure: 90 Pa


Deposition rate : 5 nm/min

thickness : 100 nm

First electrical measurement



Dual Gate TFT with polysilicon



Si_3N_4 deposition


Process: LPCVD
 Gas: Silane/Amonia
 Pressure: 60 Pa
 Temperature: 725°C
 Deposition rate : 4 nm/min
 thickness : Variable

SiO_2 deposition

Process: APCVD
 Gas: Silane/Oxygène
 Temperature: 420°C
 Deposition rate : 29 nm/min
 thickness : Variable

- █ Poly-silicon
- █ Insulator layer (SiO_2)
- █ Insulator layer (Si_3N_4)
- █ Highly doped polysilicon
- █ Wafer insulation (silicon oxide)
- █ Silicon Wafer

Dual Gate TFT with polysilicon



Polysilicium non dopé

Couche isolante (Oxyde de silicium)

Couche isolante (Nitrate de silicium)

Polysilicium très dopé N

Isolation du wafer (Oxyde de silicium)

Wafer de silicium

Wet etching of SiO₂

Process : Solution de BHF

Dry etching

Process : Plasma

Power : 30 W


Flow rate: 10 sccm

Pressure: 1 Pa


Etching rate : environ 15nm/min

Optimization of the bottom dielectric

→ 1st Goal : decrease of the threshold voltage for bottom gate structure




Test with several bottom gate insulators
→ Thicknesses



Best result


- Low threshold voltage
- Low dispersion in data point

Final transfer characteristic



- Some liquid sensors
- Dual Gate FET
 - Examples
 - Process of Dual Gate TFT
 - Theory
- Characterization
- Tests for PH measurement
- Prospects


Modeling



Amplification values

Theoretical amplification calculated from capacitance amplification : $\frac{C_{Top}}{C_{Bottom}}$

Real amplification (for TFT):



$$I_D = \frac{W}{L} V_{DS} [\mu_{Bottom} * C_{Bottom} (V_{G,Bottom} - V_{th,Bottom}) + \mu_{Top} * C_{Top} (V_{G,Top} - V_{th,Top})]$$


$$I_D = \frac{W}{L} V_{DS} [\mu_{Bottom} * C_{Bottom} (V_{G,Bottom} - V_{th,Total})]$$

$$V_{th,Total} = V_{th,Bottom} - \frac{\mu_{Top} * C_{Top}}{\mu_{Bottom} * C_{Bottom}} (V_{G,Top} - V_{th,Top})$$


$$\Delta V_{th,Total} = \frac{\mu_{Top} * C_{Top}}{\mu_{Bottom} * C_{Bottom}} (\Delta V_{th,Top})$$

Sensitivity

Modeling



Dual gate operation



Material	ϵ_r	Thickness (nm)
SiO ₂	3.90	50
Si ₃ N ₄	6.90	50
SiO ₂	3.90	5,5

$$\epsilon_{eq} = \frac{d_1 + d_2}{\frac{d_1}{\epsilon_1} + \frac{d_2}{\epsilon_2}}$$

$$C_{Bottom} = 4,4 \times 10^{-8} \text{ F/cm}^2$$

Active layer : undoped polysilicon 100 nm

Gate layers : highly doped polysilicon

Top gate insulator


- Si₃N₄, 25 nm $\longrightarrow C_{Top} = 8,8 \times 10^{-8} \text{ F/cm}^2$
- SiO₂, 25 nm
- SiO₂, 5,5 nm (native oxide) $C_{Top} = 6,2 \times 10^{-7} \text{ F/cm}^2$

Theoretical amplification:



$$\frac{C_{Top}}{C_{Bottom}} = 2$$

$$\frac{C_{Top}}{C_{Bottom}} = 14$$



Water measurement



Droplet Polarization



PH measurement ($C_{top} \rightarrow 5,5\text{nm}$)



Amplification factor > 14

Top gate threshold voltage

Possibilities to decrease the top gate threshold voltage

Decrease the top insulator thickness

→ Limitations due to electrical insulation

Increase of the quality of the interface between silicon dioxide and polysilicon

→ Optimization already done

Increase of the quality of polysilicon layer

→ Optimization already done (low temperature process)

→ Many traps at grain boundaries and between interfaces

→ High threshold voltage

Increase the doping level of polysilicon

→ Modification of the transfer characteristic

→ Increase the conductance

TFT with low doped polysilicon


Active layer :

- Polysilicon deposited from silane by LPCVD
- In-situ doping with phosphine (control of the ratio of gases)


→ Characterization versus Bottom gate

Field effect → Channel conductance

Low On/off ratio → Not important for sensing





Comparison Top gate
versus Bottom gate
transfer characteristics




$V_{G\text{Top}}$ compatible
with tests in liquid

Dual Gate TFT with low doped polysilicon

Transfer characteristics versus $V_{G\text{Bottom}}$
With different values of $V_{G\text{Top}}$





Large increase of the current
due to the top channel




Voltage shift with fixed I_{DS}

The slope gives
the amplification ratio





Top Gate with polarized droplet →




Metallic electrode (Ti/Au) for Top gate

Comparison of transfer characteristics



- With metallic Gate (Al)
- With liquid Gate



Good correlation showing
the good functioning
in liquid media



Amplification versus polarization



The amplification value increases with V_{GTop}

→ Top channel formation


The amplification value is higher at low $V_{GBottom}$

→ Top channel more influent than Bottom channel



Measured amplification >> Calculated amplification (C_{Top}/C_{Bottom})

Comparison of Amplification values


Theoretical values



Measured values



Amplification range consistent with theory



Increase of the amplification with polysilicon layers

Conclusion : Measurements in liquids

Several tests with solutions with various pH values

- Sensitivity above the Nernst value > 59 mV/pH
- Highly dependent on polarization
- The sensitivity is higher for low bottom gate voltage (under 4V) and increases with the top gate voltage.
 - consistent with previous calculated and measured amplification values in dual gate configuration

Examples :

Amplification factor with :


- $V_{G\text{Bottom}}$ around 3
- $V_{G\text{Top}} = 0.75V$
→ 3.5
→ pH sensitivity
around 200 mV/pH

Amplification with :

- $V_{G\text{Bottom}}$ around 3
- $V_{G\text{Top}} = 0.5 V$
→ 2.6
→ around 150 mV/pH

Prospects :Applications to biodetection

- Very promising results with pH
- Application to bio elements
- Integration of nanomaterials on the top surface
 - Nanowires, nanotubes, nanocarbons (porous)
- Create a structure based on Extended gate TFT



Increase the surface
And interactions
with biomolecules

Sensor for biodetection

- Easy measurement
- Integrated




Electronic detection

- Highly sensitive
- High selectivity



Sensor sensitivity
→ Surface
→ Nanomaterials



Functionalization:

- Chemical
- Biological





Thank you for your attention

A self-amplified transistor immunosensor under dual gate operation: highly sensitive detection of hepatitis B surface antigen


Lee et al, Nanoscale 7(40):16789, 2015

- SOI (Silicon on Insulator) for the active layer
- Silicon dioxide as insulator
- Extended gate




→ Application to biosensing
Antigen / Antibody links

Final structure



External top gate contact



Deposition of a top gate contact (aluminum)


Top gate
Bottom gate
Dual gate

Characterization


Capacitive amplification

Characterization with liquid (pH sensor) : with deported electrode (Au/Ti)

Transfer characteristic




Dual Gate Characteristics



Mobility μ_{FE} ($cm^2/V.s$)	Threshold voltage V_{th} (V)
12,5	10

I_{DS} ↑ with V_{GTop}

I_{DS} fixed to 2 μA or 3 μA



For each V_{GTop} :

$$V_1 = V_{GBottom}(I_{DS}=2 \mu A)$$

$$V_2 = V_{GBottom}(I_{DS}=3 \mu A)$$



Effect for $V_{GTop} > 1V$

Slope = 1



$\Delta V = \Delta V_{GTop}$

No capacitance amplification



Potential shift



Top Gate threshold voltage too high